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Abstract 
This paper describes the fabrication, and structural 
and electrical characterization of a new, aerosol- 
nanocrystal floating-gate FET, aimed at non-volatile 
memory (NVM) applications. This aerosol- 
nanocrystal NVM device features prograderase 
characteristics comparable to conventional stacked 
gate NVM devices, excellent endurance (>lo5 P/E 
cycles), and long-term non-volatility in spite of a thin 
bottom oxide (55-60A). In addition, a very simple 
fabrication process makes this aerosol-nanocrystal 
NVM device a potential candidate for low cost NVM 
applications. 
Introduction 
The memory operation of the aerosol-nanocrystal 
floating-gate FET depends on charge storage, similar 
to conventional stacked-gate NVM devices [l]. In a 
nanocrystal NVM device, however, charge is not 
stored on a continuous floating-gate poly-Si layer, but 
instead on a layer of discrete, crystalline Si- 
nanocrystals [2-41. As compared to conventional 
stacked-gate NVM devices, nanocrystal charge- 
storage offers several potential advantages such as: (1) 
simple, low cost device fabrication (no dual-poly 
process complications); (2) better retention (resulting 
from Coulomb blockade and quantum confinement 
effects fS]), enabling thinner tunnel oxides and lower 
operating voltages; ( 3 )  improved anti-punchthrough 
performance (due to the absence of drain to floating 
gate coupling, thereby reducing drain induced 
punchthrough), allowing higher drain voltages during 
read-out, shorter channel lengths and, consequently, a 
smaller cell area; and (4) excellent immunity to stress 
induced leakage current (SILC) and defects due to the 
distributed nature of the charge storage in the 
nanocrystal layer. 
Device Fabrication 
Nanocrystal layer fabrication 
This potential for cost reduction and improved device 
performance and reliability is, however, strongly 
dependent on the physical properties of the 
nanocrystal layer, such as the crystal size and size 
distribution, crystal areal density, layer co-planarity 
and uniformity, and crystal-to-crystal interaction 
(lateral conduction). In order to achieve the desired 
layer properties, a novel, three-step nanocrystal 
fabrication process has been developed (Fig. 1). 
step 3: 
Deposition chamber 
(thermophoreiic) 
Fig. 1: Schematic representation of the aerosol fabrication 
process: (1) pyrolysis reaction chamber; ( 2 )  oxidation 
furnace; and (3) thermopherotic deposition chamber. 
In the first step, a nanocrystal silicon aerosol is 
generated by the pyrolysis of diluted silane at 950°C. 
Particles initially form by homogeneous gas-phase 
nucleation and grow by vapor deposition and 
coagulation. The coagulation has been reduced by 
quenching the aerosol with an ultrahigh-purity 
nitrogen flow. Silane concentration, furnace 
temperature and silane residence time have all been 
optimized in order to generate an aerosol of spherical, 
single crystalline nanocrystals (Fig. 2, inset) with 
well-controlled diameters (Fig. 3) as small as 3nm. 
In  the second step, a 1.5-2nm high-quality thermal 
oxide shell is grown at 1000°C on the particles. This 
insulating shell reduces lateral crystal-to-crystal 
conduction in the nanocrystal layer. The oxidation 
step has the additional advantage of sharpening the 
0-7803-6438-4/00/$10.00 02000 IEEE 
29.7.1 
IEDM 00-683 
particle size distribution since the oxidation rate 
decreases with decreasing nanocrystal size [6].  
Finally, in the third step, a layer of nanocrystals with 
particle densities as high as 1013 cm-’ is 
thermophoretically deposited on an 8” wafer. A 
temperature gradient of 200°C has been used. 
Fig. 2: Planar view of an aerosol nanocrystal monolayer. 
In this sample, the crystal size is 4-5nm and particle density 
is 6x10”. The crystallinity and spherical shape of the 
nanocrystals can be seen in the inset (from a different 
sample with 13nm particles). Tight size control and good 
areal coverage have been obtained. 
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Fig. 3: Size distribution of two different aerosols, one with 
an average nanocrystal particle diameter of 7.3nm, the other 
with an average diameter of 13nm. 
The aerosol technique has resulted in nanocrystal 
layers with a tight control over crystal morphology 
and a good areal coverage, as is illustrated by the 
planar TEM shown in Fig. 2. 
NVM device fabrication 
This novel nanocrystal fabrication technique has been 
used to integrate aerosol nanocrystal layers in 0.2pm 
nMOS transistors. A mono-layer of (oxidized) 
nanocrystals is deposited on top of a 4nm thermally 
grown ‘tunnel’ oxide, and covered with a 8nm 
chemical vapor deposited high temperature oxide, 
prior to poly-Si gate deposition. 
A high-resolution cross-sectional TEM image 
illustrates nanocrystals incorporated in the gate 
dielectric stack (Fig. 4). Due to the random 
orientation of the deposited aerosol crystals, only 
about 10% of the particles can be imaged in a phase 
contrast image (diffraction will only occur if the 
lattice orientation is within 5” of the excited zone 
axis). The tunnel oxide thickness measured on the 
image is approximately 5.5nm, i.e. the sum of 
thicknesses of the thermal bottom oxide and the oxide 
shell grown on the aerosol nanocrystals prior to their 
deposition. Notice finally that because of the 
conformal nature of the HTO deposition, this image 
can not be used to measure the total thickness of the 
gate dielectric stack. 
Fig. 4: Cross-sectional TEM of a nanocrystal floating-gate 
device, showing the tunnel oxide, the nanocrystal layer, and 
the high temperature top oxide. In this device, the as grown 
tunnel oxide and the HTO layer have a thickness of 4nm 
and 8nm, respectively. 
Electrical Results 
Typical output and subthreshold characteristics of the 
aerosol-nanocrystal MOSFETs are shown in Figs. 5 
and 6. The values of the drive current (30pA/pm), the 
substrate slope (200mV/dec), and the DIBL 
(lOOmV/V) are typical for thick gate dielectric, high 
substrate doped NVM devices. The threshold voltage, 
Vt, has been defined as the gate voltage corresponding 
to a drain-source current of 1pA when a drain bias of 
1V is applied. 
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Fig. 5: Subthreshold characteristics of a 0.2ym n-type 
aerosol-nanocrystal floating-gate MOSFET (subthreshold 
slope = 200mV/dec; DIBL = 100mV/V). 
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Fig. 6: Output characteristics of a 0.2ym aerosol- 
nanocrystal floating-gate MOSFET; drive current = 
30yNym. 
Uniform Fowler-Nordheim tunneling has been used 
for both the program and the erase operation, though 
programming using channel hot-electron injection is 
possible as well. As is shown in Figs. 7 and 8, the 
high areal nanocrystal-density obtained by the aerosol 
fabrication process results in a large threshold voltage 
window (>2V), larger than those previously reported 
on nanocrystal devices [4,7]. This large V, window 
results in a high read-out current (20pNpm for gate 
and drain biases of 2.5V and lV, respectively), 
allowing fast memory access. The transient 
characteristics further illustrate the possible 
voltage/performance trade-off for this device, and 
show that in spite of the low gate coupling ratio 
(inherent to nanocrystal memories) microsecond 
programming and millisecond erasure is possible at 
moderate operating voltages. 
Further, the aerosol NVM devices feature excellent 
endurance behavior, as is demonstrated by the small 
window closure observed after 5x IO5 prograderase 
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Fig. 7: Programming transients (uniform FN tunneling) of 
the nanocrystal NVM device. The device programs to a 
high V, of +3.3V in 50ys with gate and substrate bias of 
+8V and -5V, respectively. 
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Fig. 8: Erase transients (uniform FN tunneling). The 
device erases to a low V, of +lV in lOOms with gate and 
substrate bias of +7V and -8V, respectively. 
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Fig. 9: Endurance characteristic; only limited window 
closure is observed after 10’ prograderase cycles. 
cycles (Fig. 9). The gradual shift of the V, window to 
higher threshold voltages is indicative of charge being 
built-up in the gate oxide layer during the cycling 
experiment. 
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Disturb and retention data before and after cycling are 
presented in Figs. 10 and 11, and Fig. 12, respectively. 
In spite of the thin tunnel oxide, reasonable disturb 
times and long non-volatility is obtained, indicative of 
the intrinsic advantages of nanocrystal charge storage. 
Further optimization of the gate dielectric stack is 
necessary, though, in order to claim true non- 
volatility. No SILC has been observed. In addition, 
no drain disturb was detected, even at drain voltages 
as high as 4V, which indicates that there is no or only 
limited lateral conduction in the nanocrystal layer 
(Fig. 10). 
Conclusions 
A novel, nanocrystal floating-gate NVM device has 
been fabricated that is characterized by a simple, low 
cost fabrication process. A new, aerosol-based 
technique has been used to integrate a very dense 
cm-2), co-planar, and uniform layer of non- 
coalescing, spherical, single-crystalline nanocrystals 
in the gate dielectric of 0.2pm MOSFET devices. As 
a result of these layer properties, the aerosol- 
nanocrystal MOSFET devices have been 
demonstrated to have very good electrical NVM 
characteristics, including a high read-out current, 
promising disturb behavior, excellent endurance, the 
absence of SEC, and long-term charge retention after 
c yc 1 ing . 
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Fig. 10: Gate and drain disturb characteristics. Zero bias is 
applied to all nodes except for the node mentioned in the 
legend, i.e. either the gate (V,) or the drain (VJ. 
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Fig. 11: Gate disturb characteristics. 
applied to the gate while all other nodes are kept grounded. 
A negative bias is 
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Fig. 12: After cycling, long room-temperature non- 
volatility is observed under both retention and read-out 
conditions (note: the intrinsic V, is approximately 3V). 
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